

PSU-IRL-SCI-463

Classification Numbers: 2.4, 1.9.2



THE PENNSYLVANIA  
STATE UNIVERSITY

# IONOSPHERIC RESEARCH

Scientific Report 463

## AN INVESTIGATION AND ANALYSIS OF THE DENSITY AND THERMAL BALANCE OF THE MARTIAN IONOSPHERE


by

Ronald P. Rohrbaugh

July 27, 1979

*The research reported in this document has been supported by the National  
Aeronautics and Space Administration under Grant No. NGL-39-009-003.*

IONOSPHERE RESEARCH LABORATORY



University Park, Pennsylvania

(NASA-CR-162141) AN INVESTIGATION AND  
ANALYSIS OF THE DENSITY AND THERMAL BALANCE  
OF THE MARTIAN IONOSPHERE (Pennsylvania  
State Univ.) 177 p HC A09/MF A01 CSCL 03B  
N79-31123  
Unclas  
G3/91 31846

## PREFACE

Presented in this document are hardware descriptions of the Engine Dynamics Simulator (EDS) - Engine Sensor Simulator (ESS) and EDS - Xerox Sigma 560 (Sigma) interfaces. Development of these interfaces was performed by M&S Computing, Inc., under Contract No. NAS8-33244 for the Engineering Management Office of the Shuttle Projects Office of George C. Marshall Space Flight Center (MSFC). The NASA COR for this contract is Mr. B. J. Funderburk, SA23.

Prepared by:

Philip M. Kirshtein  
Schelly Black  
Ray Pearson

Approved by:



H. A. Helton

## TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. SCOPE OF DOCUMENT	1
2. APPLICABLE DOCUMENTS	3
3. EDS-ESS INTERFACE	5
3.1 General Information	5
3.2 Data Paths Provided for Different Modes of Operation	5
3.2.1 Block Diagram Information	5
3.2.2 Self-Test Data Paths	10
3.2.3 Reading Interface Status	10
3.2.4 Loading the Address Register	10
3.2.5 Transferring D/A Data to the ESS	10
3.2.6 Transferring A/D Data from the ESS	10
3.3 Control, Signals, and Logic	16
3.3.1 Control Signals	16
3.3.2 D/A Control Logic	16
3.3.3 A/D Control Logic	16
4. EDS SIGMA 506 INTERFACE	19
4.1 General Information	19
4.2 Data Paths Provided for Different Modes of Operation	19
4.2.1 Block Diagram Information	19
4.2.2 Self-Test Data Path	19
4.2.3 Transferring Data to the Sigma 560	24
4.2.4 Transferring Data from the Sigma	24
APPENDIX A	A-1
APPENDIX B	B-1
APPENDIX C	C-1

## LIST OF FIGURES

<u>Section</u>	<u>Title</u>	<u>Page</u>
3.1-1	SAES System Configuration Block Diagram	6
3.1-2	SAES ESS/EDS Interface - Interface Interconnect	7
3.1-3	SAES ESS/EDS Interface - UDIF/ESS Interface Connector Pin Functions	8
3.2.1-1	SAES ESS/EDS Interface Block Diagram	9
3.2.2-1	SAES ESS/EDS Interface Block Diagram Self-Test Data Paths	11
3.2.3-1	SAES ESS/EDS Interface Block Diagram Read Status Data Path	12
3.2.4-1	SAES ESS/EDS Interface Block Diagram Load Address Register Data Path	13
3.2.5-1	SAES ESS/EDS Interface Block Diagram Write D/A Data Path	14
3.2.6-1	SAES ESS/EDS Interface Block Diagram Read A/D Data Path	15
3.3.2-1	SAES ESS/EDS Interface D/A Control Timing Diagram	17
3.3.3-1	SAES ESS/EDS Interface A/D Control Timing Diagram	18
4.1-1	SAES/MMES Interface - EDS/7902 Interface Interconnect	20
4.1.2	SAES/MMES Interface - UDIF/7902 Interface Connector Pin Functions	21
4.2.1-1	SAES/MMES Interface - Interface Block Diagram	22
4.2.2-1	SAES/MMES Interface - Interface Self-Test Data Path	23
4.2.3-1	SAES/MMES Interface Block Diagram - SAES to MMES Transfer Data Path	24
4.2.3-2	SAES/MMES Interface - SAES to MMES Transfer Timing Diagram	25
4.2.4-1	SAES/MMES Interface Block Diagram MMES to SAES Transfer Data Path	26
4.2.4-2	SAES/MMES Interface - SAES to MMES Transfer Timing Diagram	27

## LIST OF ACRONYMS

DEC	Digital Equipment Corporation
EDS	Engine Dynamics Simulator
ESS	Engine Sensor Simulator
HEF	High External Function
HEFA	High External Function Acknowledge
HOA	High Output Acknowledged
HODR	High Output Data Ready
MSFC	Marshall Space Flight Center
NASA	National Aeronautics and Space Administration
SAES	Standalone Engine Simulator
UDIF	Unibus DMA Interface

## 1. SCOPE OF DOCUMENT

This document is intended as a description of the ESS-EDS and EDS-Sigma interfaces within the Standalone Engine Simulator (SAES).

The operation of these interfaces, including the definition and use of special function signals and data flow paths within them during data transfers, is presented along with detailed schematics and circuit layouts of the described equipment.

(BLANK)

## 2. APPLICABLE DOCUMENTS

The following is a list of documents which describe hardware connected to these interfaces and software used to communicate through them.

- Standalone Engine Simulator, Engine Sensor Simulator Hardware Manual, Report No. 78-112, dated April 16, 1979.
- Model 7902 Extended Device Subcontroller Technical Specifications, XDS 98 03 93A.
- Standalone Engine Simulator Engine Dynamic Simulator Simulation Program Detailed Design Specification/Software User Manual, Report No. 78-118, dated April 16, 1979.
- Unibus DMA Interface Manual, Report No. 79-014, dated April 25, 1979.

PRECEDING PAGE BLANK NOT FILMED



(BLANK)

-6-




FIG. 3.1:1






FIG. 9.2.1-1









<b>ALB COMPUTING, INC.</b> HUNTSVILLE, ALABAMA		<b>ESS/EDS INTERFACE</b> BLOCK DIAGRAM READ A/D DATA DATA PATH	
ORIGINATOR: <b>ESS</b> DATE: <b>7/18/72</b> DESIGNED: <b>DATE</b> DRAWN: <b>DATE</b> CHECKED: <b>DATE</b> APPROVED: <b>DATE</b>	DATE: <b>7/18/72</b> SCALE: <b>NONE</b> DRAWN BY: <b>DATE</b> CHECKED BY: <b>DATE</b> APPROVED BY: <b>DATE</b>	DATE: <b>7/18/72</b> SCALE: <b>NONE</b> DRAWN BY: <b>DATE</b> CHECKED BY: <b>DATE</b> APPROVED BY: <b>DATE</b>	DATE: <b>7/18/72</b> SCALE: <b>NONE</b> DRAWN BY: <b>DATE</b> CHECKED BY: <b>DATE</b> APPROVED BY: <b>DATE</b>

3.2.2-1). Both loops require that the input register, E1 and E2, be loaded from the data bus. The first loop provides for reading the contents of the input register through tristate buffers E3 and E4 (RD DATA L). The second loop requires that the address register E62 be loaded with data contained in the input register. (Note, this is an 8-bit register). In this case, the self-test loop is completed through E31, (RD ADDR L).

In either self-test loop, the data read back from a register should match, bit for bit with the data loaded into that register.

### 3.2.3 Reading Interface Status

The status of the interface and the ESS may be read by the UDIF through tristate buffers E32 and E33 (RD STATUS L). See Figure 3.2.3-1. All interface/ESS handshaking signals may be read through this path.

### 3.2.4 Loading the Address Register

The ESS address register may be loaded with data on J2 by first loading the input register with the desired data (LD OUT REG H) and then loading the address register with that data from the input register. See Figure 3.2.4-1. This process is done for both ESS analog-to-digital (A/D) and digital-to-analog (D/A) addresses.

### 3.2.5 Transferring D/A Data to the ESS

To transfer data to the ESS, the device address in the ESS for which the data is intended must first be loaded into the interface address register (see Figure 3.2.5-1). After the address register has been loaded, the interface input register is loaded with the new data for the ESS. Handshaking then takes place between the interface and the ESS. High Output Data Ready (HODR) is activated, and remains high until the ESS responds with High Output Acknowledged (HOA).

### 3.2.6 Transferring A/D Data from the ESS


To transfer A/D data from the ESS, the device address in the ESS from which data is required must first be loaded into the interface address register (see Figure 3.2.6-1). After the address register has been loaded, handshaking takes place between the interface and the ESS. High External Function HEF) goes high and remains high until High External Function Acknowledge (HEFA) is received from the ESS.

## 3.3 Control, Signals, and Logic

### 3.3.1 Control Signals

User-defined signals from the UDIF are used in the interface for three functions:





<b>185 COMPUTING, INC.</b> HUNTSVILLE, ALABAMA		<b>DATE</b> ESB/EDS INTERFACE	
<b>DESIGNER</b> <input type="checkbox"/> <b>CHK</b> <input type="checkbox"/> <b>DATE</b> <input type="checkbox"/> <b>SHEET</b> <input type="checkbox"/>		<b>DATE</b> <input type="checkbox"/> <b>SHEET</b> <input type="checkbox"/>	
<b>CHECKED</b> <input type="checkbox"/> <b>DATE</b> <input type="checkbox"/>		<b>DATE</b> <input type="checkbox"/> <b>SHEET</b> <input type="checkbox"/>	
<b>APPROVED</b> <input type="checkbox"/> <b>DATE</b> <input type="checkbox"/>		<b>DATE</b> <input type="checkbox"/> <b>SHEET</b> <input type="checkbox"/>	
<b>DATE</b> <input type="checkbox"/> <b>SHEET</b> <input type="checkbox"/>		<b>DATE</b> <input type="checkbox"/> <b>SHEET</b> <input type="checkbox"/>	
<b>DATE</b> <input type="checkbox"/> <b>SHEET</b> <input type="checkbox"/>		<b>DATE</b> <input type="checkbox"/> <b>SHEET</b> <input type="checkbox"/>	
<b>DATE</b> <input type="checkbox"/> <b>SHEET</b> <input type="checkbox"/>		<b>DATE</b> <input type="checkbox"/> <b>SHEET</b> <input type="checkbox"/>	

FIG. 3.2.4-1

## 4. EDS SIGMA 560 INTERFACE

### 4.1 General Information

The EDS Sigma 560 interface (referred to as the interface in Section 4.) is composed of two boards: one DEC hex high wirewrap card (W9500), card 1, located in the EDS memory cabinet, and one Xerox wirewrap card, card 2, located remotely in a model 7902 Extended Device Controller. Power for card 1 is supplied from the memory backplane in which it is installed. Card 2 contains a +5 volt regulator and obtains +8 volts from the 7902 in which it is installed.

Communication with the interface from the EDS end takes place through two ribbon cables connected to an M&S Computing MI-018 PDP-11 Unibus DMA Interface also located in the EDS memory cabinet. For UDIF replacement information, see Appendix C. Communication between interface card 1 and card 2 takes place through a single 50-conductor ribbon cable. Interface card 2 communicates with the Sigma 560 through the model 7902 subcontroller (the model 7902 will be considered as part of the Sigma 560 hereafter). Data paths are wirewrapped on the 7902 backplane.

Interface cards 1 and 2 are completely isolated from each other by optical means. Figure 3.1-1 shows how this interface fits into the P6 SAES configuration. Figure 4.1-1 shows the interconnect between this interface and adjacent subsystems. Figure 4.1-2 shows the connector pin function for this interface.

### 4.2 Data Paths Provided for Different Modes of Operation

#### 4.2.1 Block Diagram Information

Figure 4.2.1-1 is an operational block diagram of the interface. All blocks in this diagram except for the control and handshaking blocks contain designators referring to integrated circuits comprising that block. Bus and signal names used on the block diagram are the same as those used on the schematic, Appendix B.

The number of lines in each bus on the block diagram is designated by a slash mark adjacent to which is a number specifying the number of lines in that bus.

#### 4.2.2 Self-Test Data Path

Figure 4.2.2-1 shows the built-in interface self-test path. Data which has been latched in input register E7 of card 1 is wrapped back around to card 1 as D OUT by E10 and E11 on card 2. This wrapped around data should match bit for bit with the data that was latched in the input register of card 1. EN CSL H is not asserted for this function.

- 1 FCN 1 Select D/A (active low).
2. FCN 2 Enable parity error (active high).
3. FCN 3 Reset (active high).

NOTE: The parity error bit is connected; however, the parity error circuitry in the interface is not connected back to the UDIF.

### 3.3.2 D/A Control Logic

Figure 3.3.2-1 shows a timing diagram of signals used in a D/A transfer. The transfer shown is for a single address and data word. If more than one word of data is to be sent to the ESS, the sequence followed by LD DEST REG L, LD ADDR H, TSYNC H, HOA, and HODR will be repeated, transferring one word, address and data, for every cycle as shown until WD CNTR OVF L is asserted by the UDIF. The timing diagram begins in an interface reset state.

### 3.3.3 A/D Control Logic


Figure 3.3.3-1 shows a timing diagram of signals used in an A/D transfer. The sequence shown is for two words of data, from consecutive addresses in the ESS, being transferred to the EDS. The starting ESS address is loaded when HEF is asserted. After conversion in the ESS (time-dependent on address), H IDR is received, initiating a cycle which will be repeated until WD CNTR OVF H is received from the UDIF ending the block transfer.


The ESS A/D controller reset (HLWF) is asserted by the interface as the inverse of SEL D/A L. The timing diagram begins in an interface reset state.

















Fig. 4.2.3-1






Fig. 3.3.3-1

#### 4.2.3 Transferring Data to the Sigma 560


Figure 4.2.3-1 shows the path data takes when being transferred from the EDS to the Sigma 560. It should be noted that the EDS is slaved to the Sigma 560 as far as transfers are concerned; that is, the Sigma 560 sets the direction in which a transfer is to take place and then initiates the transfer.

Figure 4.2.3-2 shows a timing diagram of two transfers from EDS to Sigma 560. The transfer is initiated by the 7902 subcontroller asserting DATA. The direction which the transfer is to take place is present when this signal is sent. The UDIF will respond to this DATA interrupt by loading one byte of data in the interface card 1 input register. The LD DEST REG H pulse which latches data in the input register also triggers a chain of events which connect service to the 7902 and latch the data there. A transfer is completed when the signal DATA is dropped. Point A on the timing diagram marks where one transfer ends and the next begins.

#### 4.2.4 Transferring Data from the Sigma 560 to the EDS

Figure 4.2.4-1 shows the data path for transferring data from the Sigma 560 to the EDS. In this mode, there may only be one byte of data processed per transfer.


Figure 4.2.4-2 shows a timing diagram of a transfer from the Sigma 560 to the EDS. The transfer is initiated by the 7902 subcontroller asserting DATA. The direction in which the transfer is to take place is present when this signal is sent. The UDIF will respond to this DATA interrupt with a UB GO PULSE H which triggers a chain of events latching data from the 7902 in the interface card 2 input register and then in the UDIF destination register. After data has been latched in the card 2 input register, the transfer is ended by DATA dropping to a low state.



<b>ILS COMPUTING, INC.</b> BENTONVILLE, ALABAMA		<b>SAES</b> SAES/HSR INTERFACE BLOCK DIAGRAM HWS TO SAES TRANSFER DATA PATH	
ORIGINATOR: ERM	DATE: 8/28/73		
CHECKED: _____	DATE: _____		
APPROVED: _____	DATE: _____		
PARTIAL: _____	REVISION: _____	PART NO. _____	
DATE: 8/28/73	TIME: 11:00 AM	BY: B	CHK: 211621
SALES ORDER: 2112-8302	SCALE: NONE	PAGE: 1 OF 1	

FIG. 4.2.4-1

APPENDIX A  
SCHEMATICS  
AND  
WIREWRAP LIST



PDP 11/70 (EDS) TO SIGMA 5 TRANSFER  
TIMING DIAGRAM

H&S COMPUTING, INC. BIRMINGHAM, ALABAMA		BAES BAES/INTE INTERFACE BAES TO INTE TRANSFER TIMING DIAGRAM	
ORIGINATOR DESK	DATE 6/23/73		
CHECKED <i>Peak</i>	DATE 7/2/73		
APPROVED <i>Peak</i>	DATE 7/2/73		
PARTIAL		PARTIAL	
DEPARTMENT 2111	DESIGN FILE 731828.DCU	ITEM B	OFFICE 251824
2112 #302	NONE	SHEET 1 OF 1	

GENERAL PAGE IS  
OF POOR QUALITY

PODOUT FRAME

(3) TSYNC H (E24-7)

(2) CABLE PARITY ERROR  
(E17-5)

31 N/C

30 N/C

29

28

27

26

25

24

23

22

21

20

19

18

17

16

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

-1

-2

-3

-4

-5

-6

-7

-8

-9

-10

-11

-12

-13

-14

-15

-16

-17

-18

-19

-20

-21

-22

-23

-24

-25

-26

-27

-28

-29

-30

-31

-32

-33

-34

-35

-36

-37

-38

-39

-40

-41

-42

-43

-44

-45

-46

-47

-48

-49

-50

-51

-52

-53

-54

-55

-56

-57

-58

-59

-60

-61

-62

-63

-64

-65

-66

-67

-68

-69

-70

-71

-72

-73

-74

-75

-76

-77

-78

-79

-80

-81

-82

-83

-84

-85

-86

-87

-88

-89

-90

-91

-92

-93

-94

-95

-96

-97

-98

-99

-100

-101

-102

-103

-104

-105

-106

-107

-108

-109

-110

-111

-112

-113

-114

-115

-116

-117

-118

-119

-120

-121

-122

-123

-124

-125

-126

-127

-128

-129

-130

-131

-132

-133

-134

-135

-136

-137

-138

-139

-140

-141

-142

-143

-144

-145

-146

-147

-148

-149

-150

-151

-152

-153

-154

-155

-156

-157

-158

-159

-160

-161

-162

-163

-164

-165

-166

-167

-168

-169

-170

-171

-172

-173

-174

-175

-176

-177

-178

-179

-180

-181

-182

-183

-184

-185

-186

-187

-188

-189

-190

-191

-192

-193

-194

-195

-196

-197

-198

-199

-200

-201

-202

-203

-204

-205

-206

-207

-208

-209

-210

-211

-212

-213

-214

-215

-216

-217

-218

-219

-220

-221

-222

-223

-224

-225

-226

-227

-228

-229

-230

-231

-232

-233

-234

-235

-236

-237

-238

-239

-240

-241

-242

-243

-244

-245

-246

-247

-248

-249

-250

-251

-252

-253

-254

-255

-256

-257

-258

-259

-260

-261


-262







-263












D/A &amp; A/D ADDRESS

REV	DATE	ZONE	DESCRIPTION	APPROVAL

DATA (09:00)  
(2)



D/A DATA WORD


2 FOLDOUT FRAME

SAES COMPUTING, INC.		SAES	
HARTSFIELD, ALABAMA		ESS/IDS INTERFACE	
DESIGNATION: PRC		DATE: 02/27/71	
CHECKED: _____		DATE: _____	
APPROVED: _____		DATE: _____	
PART NO.		PART NO.	
REVISION: _____		REVISION: _____	
DRAWING NO. 2112-0302		DRAWING NO. 2112-0302	
SHEET 6 OF 7		SHEET 6 OF 7	

REV	DATE	ZONE	DESCRIPTION

REV	DATE	TIME	DESCRIPTION	APPROVAL
1				

ANALOG DATA WORD IN



ORIGINAL PAGE IS  
OF POOR QUALITY

2

<b>ESS COMPUTING, INC.</b> MEMPHIS, TENNESSEE		<b>SALES</b> ESS/ESS INTERFACE LOGIC DIAGRAM ESS/PP 1134 INTERFACE	
DESIGNED BY DATE	DRAWN BY DATE	CHECKED BY DATE	APPROVED BY DATE
PART NO. 1134-001		PART NO. 1134-001	




FIG. 4.2.4-2

SAES  
ESS/EDS INTERFACE  
LAYOUT  
WIREWRAP LIST

A-9

PRECEDING PAGE BLANK NOT FILMED



## PARTS LIST

[illegible]

## PARTS LIST

ESS/UDIF IF

PAGE # 2

QUANTITY	DESCRIPTION
33	110Ω 5% 1/4wt
1	180Ω 5% 1/4wt
17	4.7K 5% 1/4wt
17	390Ω 5% 1/4wt
2	7.15K 1% 1/8WT
1	15K 5% 1/4wt
2	39pf 200V, DISC CAP
1	100pf 200V, DISC CAP
37	.1μf 200V, DISC CAP
26	10μf 25V, TANT CAP

PAGE # 2

ORIGINAL PAGE IS  
OF POOR QUALITY

A-11

ORIGINAL PAGE IS  
OF POOR QUALITY

PART NO.	VALUE / TYPE	LOCATION
E1	74LS373	LL-1
E2	74LS373	LL-13
E3	74LS244	LL-25
E4	74LS244	LL-37
E5	8641	JJ-1
E6	8641	JJ-16
E7	8641	JJ-32
E8	8641	JJ-48
E9	74S240	LL-49
E10	AM26LS32 PC	FF-1
E11	AM26LS32 PC	FF-16
E12	AM26LS32 PC	FF-32
E13	AM26LS32 PC	FF-48
E14	74S280	DD-1 *
E15	74S280	DD-10
E16	7400	DD-A
E17	7474	DD-28
E18	8641	DD-46
E19	7400	FF-57
E20	7402	DD-37
E21	7404	BB-58
E22	7474	BB-49
E23	74221	BB-39
E24	74157	BB-26
E25	74221	BB-13
E26	7474	BB-1
E27	7402	Z-1
E28	7474	Z-10
E29	7442	Z-19
E30	_____	_____
E31	74S244	W-1
E32	74S244	W-13
E33	74S244	W-25
E34	74S244	W-37

PART NO.	VALUE / TYPE	LOCATION
E35	74S244	W-49
E36	4360	U-18 (U-59)
E37	4360	U-28 (U-49)
E38	4360	U-38 (U-39)
E39	4360	U-48 (U-29)
E40	4360	U-58 (U-19)
E41	4360	K-58
E42	4360	K-48
E43	4360	K-38
E44	4360	K-28
E45	4360	K-18
E46	4360	K-Ø8
E47	4360	H-58
E48	4360	H-48
E49	4360	H-38
E50	4360	H-28
E51	4360	H-18
E52	4360	H-Ø8
E53	8830	M-57
E54	8830	M-49
E55	8830	M-41
E56	8830	M-33
E57	8830	M-25
E58	8830	M-17
E59	8830	M-9
E60	8830	M-1
E61	8830	P-1
E62	74LS374	E-1
E63	8830	Z-38
E64	8830	Z-29

SEE NOTE

\* INSTALLED BACKWARDS ON SN1  
 NOTE: PINS ARE INDICATED FOR SN2, SN1 DIFFERS AS NOTED

PART NO.	VALUE / TYPE	LOCATION
R1	180	JJ-10
R2	110	JJ-11
R3		JJ-12
R4		JJ-13
R5		JJ-26
R6		JJ-27
R7		JJ-28
R8		JJ-29
R9		JJ-42
R10		JJ-43
R11		JJ-44
R12		JJ-45
R13		JJ-57
R14		JJ-58
R15		JJ-59
R16	110	JJ-60
R17		FF-10
R18		FF-11
R19		FF-12
R20		FF-13
R21		FF-26
R22		FF-27
R23		FF-28
R24		FF-29
R25		FF-42
R26		FF-43
R27		FF-44
R28		FF-45
R29		JJ-61
R30	110	JJ-62
R31	51	JJ-64
R32	110	DD-56
R33		DD-57
R34		DD-58

PART NO.	VALUE / TYPE	LOCATION
R35	110	DD-59
R36	7.15K 1% 1/8wt	BB-37
R37	7.15K 1% 1/8wt	BB-24
R38	15K 1% 1/8wt	BB-11
R39	4.7K	U-23(U-64)
R40	390	U-16(U-57)
R41	4.7K	U-33(U-54)
R42	390	U-26(U-47)
R43	4.7K	U-43(U-44)
R44	390	U-36(U-37)
R45	4.7K	U-53(U-34)
R46	390	U-46(U-27)
R47	4.7K	U-63(U-24)
R48	390	U-56(U-27)
R49	4.7K	K-63
R50	390	K-56
R51	4.7K	K-53
R52	390	K-46
R53	4.7K	K-43
R54	390	K-36
R55	4.7K	K-33
R56	390	K-26
R57	4.7K	K-23
R58	390	K-16
R59	4.7K	K-13
R60	390	K-06
R61	4.7K	H-63
R62	390	H-56
R63	4.7K	H-53
R64	390	H-46
R65	4.7K	H-43
R66	390	H-36
R67	4.7K	H-33
R68	390	H-26

See Note

PART NO.	VALUE / TYPE	LOCATION
R69	4.7K	H-23
R70	390	H-16
R71	4.7K	H-13
R72	390	H-06
D1	4484	U-17(U-58)
D2		U-27(U-48)
D3		U-37(U-38)
D4		U-47(U-28)
D5		U-57(U-18)
D6		K-57
D7		K-47
D8		K-37
D9		K-27
D10		K-17
D11		K-07
D12		H-57
D13		H-47
D14		H-37
D15		H-27
D16		H-17
D17		H-07
C1	10 $\mu$ F 25V TANT	NN-64
C2	.1 $\mu$ F 200V disc	NN-62
C3	39 pF 200V disc	BB-35
C4	39 pF 200V disc	BB-22
C5	100 pF 200V disc	BB-9
C23	10 $\mu$ F 25V TANT	DD-64
C24	.1 $\mu$ F 200V disc	DD-62

PART NO.	VALUE / TYPE	LOCATION
bypass	.1 $\mu$ F 200V	LL-11
		LL-35
		JJ-25
		JJ-41
		FF-25
		FF-41
		BB-8
		BB-34
		BB-56
		Z-17
		Z-36
		W-23
		W-47
		U-24
		U-34
		U-44
		U-54
		U-64
		M-16
		M-32
		M-48
		K-14
		K-24
		K-34
		K-44
		K-54
		K-64
		H-14
		H-24
		H-34
		H-44
		H-54
		H-64
		DD-17

PART NO.	VALUE / TYPE	LOCATION
bypass	10 $\mu$ F 25V TANT	LL-0
		LL-65
		JJ-0
		JJ-65
		FF-0
		FF-65
		DD-0
		DD-65
		BB-0
		BB-65
		Z-0
		Z-65
		W-0
		W-65
		U-0
		U-65
		P-0
		M-0
		M-65
		K-0
		K-65
		H-0
		H-65
		E-0
J1	50 pin WW Header	NN-57
J2	INSTALLED	NN-26 *
J3	60 pin WW Header	A-29
J4	60 pin WW Header	F-64

[illegible]

START:

To:

PAGE # 7

GROUND BUS

J1(33,35,37,39,41,43,45,47,49)

J2(ODD)

E1-1, E1-10, LL-11, E2-1, E2-10, E3-10, LL-35, E4-10, E9-19, E9-1, E9-10

E5-8, E6-8, JJ-25, E7-8, JJ-41, E8-8, JJ-64

E10-12, E10-8, E11-12, E11-8, FF-25, E12-12, E12-8, E13-12, E13-8, E19-7

E14-7, E15-7, DD-17, E16-7, E17-12, E17-7, DD-35, E20-7, E18-14, E18-11

E18-8, E18-5

E26-7, BB-8, E25-1, E25-8, E24-15, E24-8, BB-34, E23-1, E23-8

E22-7, BB-56, E21-7

E27-7, E28-7, Z-17, E29-8, E64-7, Z-36, E63-7

E31-10, E32-10, W-23, E33-10, E34-17, E34-15, E34-13, E34-11

E34-10, W-47, E35-10

START:

TO:

PAGE # 8

GROUND BUS : CONTINUED

E36-5, U-24, E37-5, U-34, E38-5, U-44, E39-5, U-54

E40-5, U-64

E61-7

E60-7, E59-7, M-16, E58-7, E57-7, M-32, E56-7, E55-7, M-48,

E54-7, E53-7

E46-5, K-14, E45-5, K-24, E44-5, K-34, E43-5, K-44, E42-5,

K-54, E41-5, K-64

E52-5, H-14, E51-5, H-24, E50-5, H-34, E49-5, H-44, E48-5, H-54

E47-5, H-64

E62-1, E62-10

ORIGINAL PAGE IS  
OF POOR QUALITY



START:

To:

PAGE #9

+5 BUS

E1-20, MM-11, E2-20, E3-20, MM-35, E4-20, E9-20

ES-16, KK-10, KK-11, KK-12, KK-13, E6-16, KK-25, KK-26, KK-27, KK-28, KK-29,  
E7-16, KK-41, KK-42, KK-43, KK-44, KK-45, E8-16, KK-57, KK-58, KK-59  
KK-60, KK-61

NN-64, NN-62

E10-16, E10-4, HH-10, HH-11, HH-12, HH-13, E11-16, E11-4, HH-25, HH-26  
HH-27, HH-28, HH-29, E12-16, E12-4, HH-41, HH-42, HH-43, HH-44,  
HH-45, E13-16, E13-4, E19-14

E14-14, E15-14, EE-17, E16-14, E17-14, EE-35, E20-14, E18-16,  
EE-56, EE-57, EE-58, EE-59, EE-62, EE-64

E26-2, E26-4, E26-14, E26-12, E26-10, CC-8, CC-11, E25-16, E25-10  
CC-24, E24-16, CC-34, CC-37, E23-16, E22-4, E22-14, E22-12,  
E22-10, CC-56, E21-14

E27-14, E28-4, E28-14, AA-17, E29-16, E64-14, AA-36, E63-14

E31-20, E32-20, Y-23, E33-20, E34-20, Y-47, E35-20

START:

To:

PAGE #10

+5 BUS: CONTINUED

E36-8, E36-7, V-23, V-24, E37-8, E37-7, V-33, V-34, E38-8, E38-7

V-43, V-44, E39-8, E39-7, V-53, V-54, E40-8, E40-7, V-63, V-64

E61-14

E60-14, E59-14, N-16, E58-14, E57-14, N-32, E56-14, E55-14,

N-48, E54-14, E53-14

E46-8, E46-7, L-13, L-14, E45-8, E45-7, L-23, L-24, E44-8, E44-7,

L-33, L-34, E43-8, E43-7, L-43, L-44, E42-8, E42-7, L-53, L-54

E41-8, E41-7, L-63, L-64

E52-8, E52-7, J-13, J-14, E51-8, E51-7, J-23, J-24, E50-8, E50-7, J-33,

J-34, E49-8, E49-7, J-43, J-44, E48-8, E48-7, J-53, J-54,

E47-8, E47-7, J-63, J-64

E62-20

EDS-ESS I/F

PAGE # 11/30

A-20

Sheet 35, 6

To:

PAGE # 12

E3-15	E1-15
✓	✓
E3-17	E1-19 ✓

LATCHED ADDR BUS

To:

PAGE# 13

Sht. 5

RA01 - E62-5 E53(10,11,12,13), E31-4 ✓

AA02  
E62-6 E54(1,2,3,4), E31-6 ✓

HAQ3  
E62-9 E54(10,11,12,13), E31-8 ✓

AA04  
E62-12

E55(1,2,3,4), E31-11 ✓

ARCS  
E62-15 E55 (10, 11, 12, 13) E31-13

HHQ6  
E62-16 E56 (10, 11, 12, 13), E31-15 ✓

AA 07  
E62-19 E56(1,2,3,4). E31-17 ✓



# A/D DATA IN

PAGE # 15

3.7.7

START:

TO:

<sup>04</sup>  
E41-G R49-K, E35-2 ✓

<sup>01</sup>  
E42-G R51-K, E35-4 ✓

<sup>02</sup>  
E43-G R53-K, E35-6 ✓

<sup>03</sup>  
E44-G R55-K, E35-8 ✓

<sup>04</sup>  
E45-G R57-K, E35-11 ✓

<sup>05</sup>  
E46-G R59-K, E35-13 ✓

<sup>06</sup>  
E47-G R61-H, E35-15 ✓

<sup>07</sup>  
E48-G R63-H, E35-17 ✓

<sup>08</sup>  
E49-G R65-H, E34-2 ✓

<sup>09</sup>  
E50-G R67-H, E34-4 ✓

<sup>10</sup>  
E51-G R69-H, E34-6 ✓

<sup>11</sup>  
E52-G R71-H, E34-8 ✓

Control/UB

J2

2/1/2

START: To:

PAGE # 16

R1-JJ	E5-1, J2/40 ✓
R2-JJ	E5-4, J2/38 ✓
R3-JJ	E5-12, J2/36 ✓
R4-JJ	E5-15, J2/34 ✓
R5-JJ	E6-1, J2/32 ✓
R6-JJ	E6-4, J2/30 ✓
R7-JJ	E6-12, J2/28 ✓
R8-JJ	E6-15, J2/26 ✓
R9-JJ	E7-1, J2/24 ✓
R10-JJ	E7-4, J2/22 ✓
R11-JJ	E7-12, J2/20 ✓
R12-JJ	E7-15, J2/18 ✓
R13-JJ	E8-1, J2/16 ✓
R14-JJ	E8-4, J2/14 ✓
R15-JJ	E8-12, J2/12 ✓
R16-JJ	E8-15, J2/10 ✓
R32-DD	E18-1, J2/8 ✓
R33-DD	E18-4, J2/6 ✓
R34-DD	E18-12, J2/4 ✓
R35-DD	E18-15, J2/2 ✓
C24-DD	C23-DD, J2/23 ✓
NN-31	J2/1 thru 39 (ODD) ✓
R	ERD
	COL/PIN



A/D & D/A ADDR.

START:

TO:

PAGE # 17

E56-5 J4/12, J3/22 ✓ — 1A07

E56-6 J4/11, J3/21 ✓ ✓ — 1A07

E56-9 J4/14, J3/20 ✓ — 1A06

E56-8 J4/13, J3/19 ✓ ✓ — 1A06

E55-9 J4/16, J3/18 ✓ — 1A05

E55-8 J4/15, J3/17 ✓ — 1A05

E55-5 J4/18, J3/16 ✓ — 1A04

E55-6 J4/17, J3/15 ✓ — 1A04

E54-9 J4/4, J3/24 ✓ — 1A03

E54-8 J4/3, J3/23 ✓ — 1A03

E54-5 J4/6, J3/30 ✓ — 1A02

E54-6 J4/5, J3/29 ✓ — 1A02

E53-9 J4/8, J3/28 ✓ — 1A01

E53-8 J4/7, J3/27 ✓ — 1A01

E53-5 J4/10, J3/26 ✓ — 1A00

E53-6 J4/9, J3/25 ✓ — 1A00

D/A DATA

START:

To:

PAGE # 18

E57-6	J3/59 ✓ -	1 DA00
-------	-----------	--------

8.1.1

ES7-5 | J3/60 ✓ -

E57-8 | J3/57 ✓ —

E57-9 J3/58 ✓

E58-6	J2/55 ✓	1 DA 02
-------	---------	---------

E58-5 | J3/56 v —

E58-8	J3/53 ✓
-------	---------

E58-9	13/54 ✓
-------	---------

E59-6 J2/51 ✓ — , Dn 04

E59-5 J2/52 ✓

E59-8 J3/49 ✓ — , D.A. 05

E59-9 J<sub>2</sub>/50 ✓

E60-8 JB/47 ✓ - DA06

E60-9 13/48 ✓ -

EGO-6 J3/45 - 1 0A07

E60-5	J3/46 ✓ ✓
-------	-----------

F61-8	12/43 ✓	0A68
-------	---------	------

E61-9 J2/44 ✓

E61-6 JS/41 : 4 1 DAD9

EG-5 J3/47 ✓

# ANALOG DATA WORD IN

START:	TO:	PAGE # 19
D6-L	E41-3, J4/59 ✓✓	7/18, 7
R50-L	J4/60 ✓✓	HAD ØØ
R50-K	D6-K, E41-2 ✓✓	
D7-L	E42-3, J4/57 ✓✓	
R52-L	J4/58 ✓✓	HAD Ø1
R52-K	D7-K, E42-2 ✓✓	
D8-L	E43-3, J4/51 ✓✓	
R54-L	J4/52 ✓✓	HAD Ø2
R54-K	D8-K, E43-2 ✓✓	
D9-L	E44-3, J4/49 ✓✓	
R56-L	J4/50 ✓✓	HAD Ø3
R56-K	D9-K, E44-2 ✓✓	
D10-L	E45-3, J4/43 ✓✓	
R58-L	J4/44 ✓✓	HAD Ø4
R58-K	D10-K, E45-2 ✓✓	
D11-L	E46-3, J4/41 ✓✓	
R60-L	J4/42 ✓✓	HAD Ø5
R60-K	D11-K, E46-2 ✓✓	
D12-J	E47-3, J4/37 ✓✓	
R62-J	J4/38 ✓✓	HAD Ø6
R62-H	D12-H, E47-2 ✓✓	
D13-J	E48-3, J4/39 ✓✓	
R64-J	J4/40 ✓✓	HAD Ø7
R64-H	D13-H, E48-2 ✓✓	
D14-J	E49-3, J4/45 ✓✓	
R66-J	J4/46 ✓✓	HAD Ø8
R66-H	D14-H, E49-2 ✓✓	



A/D & D/A I/F CONTROL

PAGE # 21

To:

E40-3, J4/31 ✓✓

14/30 ✓✓

A/D HDP

۵. بار مجتبیٰ

05-L, E40-2 <sup>V</sup>N

E39.3, J2/1 ✓

$\sqrt{2}/2$  ✓ —

D/A HDP

21.5

D4-U, E39-2 ✓

E38-3, J3/3 ✓

13/4 ✓

HOA (D/A)

24. 3

03-U, E38-2 ✓

E37-3, J4/34 ✓

J4133 ✓✓

HIDR

201

D2-U, E37-2

E26-3, J4/36 ✓

14/35 ✓✓

HEFA

Li: 1

D1-11; E36-2 ~~7~~ 1

J3/13 17 HCDR (D/H)

Lib. 3

53/14 15.

14/20 ✓ | HEF (A/D)

7.2.4

54/19 51

14/22 ✓ 1 HLFW

72. d

14/21 ✓ 1

J4/26 ✓ HIA

7/15/01

54/25 ✓

# CONTROL LOGIC

START:	TO:	PAGE # 22
	END CYCLE L	
E13-3	E26-3 ✓	Ref. 1, 4
	LB GO PULSE L	Ref. 1, 3
E13-5	E17-10 ✓	
	LB STROBE H	Ref. 1, 4
E12-3	E16-1 ✓	
	LB RD USER REG. L	Ref. 1, 2
E12-5	E27-12 ✓	
	LB WR USER REG L	Ref. 1, 4
E12-11	E19-4, E27-11, E27-12 ✓	
	CBL DIR LB TO USER H	Ref. 1, 2
E12-13	E18-7, E18-9, E16-12, E16-9, E8-7, E8-9, E7-7, E7-9 E6-7, E6-9, E5-7, E5-9 ✓	
	WD CNTR OVF H	Ref. 1, 4
E11-5	E19-9, E19-10, E28-12, E27-8, E27-9	
	WD CNTR CUF L	Ref. 1, 3
E19-8	E31-3 ✓	
	LD OUT REG H	Ref. 1, 2
E19-6	E1-11, E2-11 ✓	

CONTROL LOGIC

START:	To:	PAGE #
	LD DST REG L	23 L <sup>7</sup> 1, 2, 3
E11-11	E19-5, E17-3, E22-3 ✓ —	
	FCN 2 EN PAR ERR H	L <sup>6</sup> 1, 2
E10-5	E17-1 — ✓	
	FCN 1 SEL D/A L	L <sup>6</sup> 1, 3, 4
E10-11	E20-5, E21-3, E16-5 ✓ —	
	RESET H	L <sup>6</sup> 1, 4
E10-3	E19-13, E19-12, E27-6 ✓ —	
	RESET L	L <sup>6</sup> 1, 3, 4
E19-11	E17-13, E28-10 ✓ —	
	T SYNCH H	L <sup>6</sup> 1, 3
E9-17	E24-7 ✓ —	
	CABLE PARITY H	L <sup>6</sup> 1, 2
E9-8	E17-5 ✓	

LIB CONTROL

Sheet 1

START:	TO:	PAGE# 24
R30-KK	R31-KK, L1-MH, C1-PP, C2-PP, J1/17	
	J1/15, J1/13, J1/11, J1/9, J1/7, J1/5, J1/3, J1/1	
	J1/19, J1/21, J1/23, J1/25, J1/27, J1/29	
C2-NN	C1-NN, L2-LL, R29-KK, R17 thru R28 (HH)	✓
R30-JJ	R29-JJ, E13-1, E13-7, E12-2, E12-6, E12-10, E12-15, E11-2	✓
	E11-6, E11-9, E11-14, E10-2, E10-6, E10-10, E10-14	✓
E13-2	J1/28	✓
E13-6	J1/26	✓
E10-15	R17-FF, J1/2	✓
E10-9	R18-FF, J1/4	✓
E10-7	R19-FF, J1/6	✓
E10-1	R20-FF, J1/8	✓
E11-15	R21-FF, J1/10	✓
E11-10	R22-FF, J1/12	✓
E11-7	R23-FF, J1/14	✓
E11-1	R24-FF, J1/16	✓
E12-14	R25-FF, J1/18	✓
E12-9	R26-FF, J1/20	✓
E12-7	R27-FF, J1/22	✓
E12-1	R28-FF, J1/24	✓





Control

Dir 2

START:	TO:	PAGE # 26
	EVEN PARITY RCV H	Dir 2
E18-3	E16-13 ✓	
E18-6	E29-15 ✓	Dir 2
E18-10	E29-14 ✓	Dir 2
E18-13	E29-13 ✓	Dir 2
E12-2	E16-10, E15-6 ✓	Dir 2
E16-8	E17-2 ✓	Dir 2
E14-6	E15-8 ✓	Dir 2
E29-3	E21-1 ✓	Dir 2
E17-6	E17-4 ✓	Dir 2
E29-2	E3-19, E3-1, E4-19, E4-1 ✓	Dir 2
	RD A/D DATA H	Dir 2, 3
E21-2	E20-8 ✓	
	RD ADDR L	Dir 2, 5
E29-1	E31-1, E31-19 ✓	
	RD STATUS L A-35	Dir 2, 5
E29-4	E33-19, E33-1, E32-19, E32-1 ✓	

A/D, ADDR, LD  
G. Tr. C

Line 4

PAGE # 27

START:	TO:	
	UB WR USER REG L	8/16/4
E27-13	E16-2	
E16-3	E27-2, E27-3, E26-11 ✓	3/1/4
E27-4	E26-13 ✓	8/1/4
E27-10	E28-2 ✓	3/1/4
E28-3	E28-11, E25-12 ✓	8/1/4
	HEF H	8/1/4, 5
E26-9	E32-11, E63-(1,2,3,4) ✓	
	HEFA H	8/1/4, 5
R39-U	E36-6, E32-13, E27-5 ✓	
	HIDR H	8/1/4, 5
R41-U	E32-15, E28-1, E28-13, E25-2, E37-6 ✓	
	A/D CY RQ H	8/1/4, 3
E25-13	E24-5	

Encl. 1

PAGE # 28

Pl. 5

E33-2

8th 4, 5

E33-4, E64(10, 11, 12, 13) ✓

Lib. 5

E32-17, E64-(1,2,3,4) ✓

Feb. 4

E25-6

2164

E25-14 ✓✓

8.1.43

E24-2 . ✓ L

8/43

E20-9, E25-3, E25-11, E26-1

Control

1.1.1.

START:	TO:	PAGE # 29
	A/D DTA TO CABLE L	21.3, 7.
E20-10	E35-19, E35-1, E34-1, E34-19 ✓	
	DATA RDY H	21.3
E22-2	E22-6, E22-11 ✓	
	D/A DATA EN H	21.3
E20-4	E22-1, E23-3 ✓	
E21-6	E22-13, E19-2 ✓	21.5
E20-11	E20-6, E17-8 ✓	21.3
E20-12	E21-4, E24-1 ✓	21.5
	D/A DATA RDY H	
E20-2	E22-9, E63-(10, 11, 12, 13), E32-4 ✓	21.3, 5
	HOA H	
R43-11	E38-6, E21-5, E32-6 ✓	21.3, 5
	DATA EN H	21.3, 5
E17-9	E32-8 ✓	
	LD ADDR H	21.3, 5
E24-4	E62-11 ✓	
		A-38
	ADDR RDY H	21.3, 5
E22-5	E23-2, E24-3, E32-2 ✓	

START:

TO:

PAGE# 30

R47-L

E40-6, E33-6

8/15/5

R45-L

E39-6, E33-8

2/15/5

E19-3

E24-6 ✓ D/A CYC RPT H

8/15/3

C3-BB

R36-BB, E23-15 ✓

2/15/3

C3-CC

E23-14 ✓

E23-4

E19-1 ✓

8/15/3

E20-1

E17-11

E16-11

E14-4

E2-H3

E12-13

E21-12

E21-11 E21-9

J1-50

J1-48

REMOVE

E26-5 to E25-10

"

E28-8 to E16-4

"

GND from E25-9

ADD

E26-3 to E25-9

E25-10 to VCC

E16-4 to E16-5

J1-34 to E9-9

E9-11 to E19-9

D-K2 to D-L2

D-M2 to D-N2

D-R2 to D-P2


A-39

D-S2 to D-T2

C-A1 to C-B1

APPENDIX B


SCHEMATICS  
AND  
WIREWRAP LIST







REV	DATE	ZONE	DESCRIPTION	APPROVAL




2 FOLDOUT FRAME

FOLDOUT FRAME

<b>H&amp;S COMPUTING, INC.</b> HUNTSVILLE, ALABAMA		<b>SAES</b> SAES/MMS INTERFACE LOGIC DIAGRAM 11/78 DMV/7882 INTERFACE CARD1	
ORIGINATOR <b>PHK</b> CHECKED <b>PHK</b> APPROVED <b>PHK</b> MATERIAL	DATE <b>1/26/79</b> DATE <b>1/26/79</b> DATE <b>1/26/79</b>	TOLERANCE SCALE NC&F	PART NO. QTY 1
DRAWING NO. 2112-0332	DESIGN FILE 791200A.TGN	SIZE B	REV 1


REV	DATE	BY	DESCRIPTION	APPROVAL



2 FOLDOUT FRAME

M&S COMPUTING, INC. HUNTSVILLE, ALABAMA		SAES SAES/HMES INTERFACE LOGIC DIAGRAM 11/70 DMA/7982 INTERFACE CARD1	
DESIGNER	DATE 4/25/71	CHKD BY	DATE 7/30/71
CHECKED	PAK	APPROVED	PAK
REVIEWED	DATE 7/30/71	TOLERANCE	PART NO.
DEPARTMENT 2131	TOOL 7918288, DEN	SHEET NO. B	REV 731888
SALES ORDER 2112-8382	QUANTITY NONE	SHEET 3 OF 4	






REV	DATE	ZONE	DESCRIPTION	APPROVAL

M&S COMPUTING, INC. HUNTSVILLE, ALABAMA		SAES SAES/MMES INTERFACE LOGIC DIAGRAM	
DESIGNATION 2131	DATE 1/2/71	11/70 DMA/7902 INTERFACE	
CHECKED B.K.	DATE 2/6/71	CARD 2	
APPROVED B.K.	DATE 2/6/71		
MATERIAL	TOLERANCE	PART NO.	
QUANTITY 2131	ORDER FILE 791001.DGN	SIZE 100 IN	REV B
QUANTITY 2112-8382	ORDER FILE NONE	SIZE 100 IN	REV B


FOI/DOF FRAME



2 FOLDOUT FRAME

S&S OUTPUTING, INC.		SALES	
ANNVILLE, ALABAMA		SALES/RES INTERFERENCE	
DESIGNER: REX	DATE: 12/27/77	LOGIC DIAGRAM	
CHECKED: REX	DATE: 7/28/78	11/78 DOW/7382 INTERFERENCE	
APPROVED: REX	DATE: 7/28/77	CARD 2	
REVISION: 1	DATE: 7/28/77	PART NO.	
DESIGNER: REX	DATE: 12/27/77	SIZE: 100 X 50	
CHECKED: REX	DATE: 7/28/78	7/21/80	
APPROVED: REX	DATE: 7/28/77	REV: 2 OF 3	

REV	DATE	ZONE	DESCRIPTION	APPROVAL



REV	DATE	ZONE	DESCRIPTION	APPROVAL

M&S COMPUTING, INC. MONTICELLO, ALABAMA		SAES SAES/MMES INTERFACE LOGIC DIAGRAM	
ORIGINATOR: DMR	DATE: 1/28/78	11/78 DHA/7902 INTERFACE	
CHECKED: PMK	DATE: 7/3/78	CARD 2	
APPROVED: PMK	DATE: 7/3/78		
PARTIAL	TOLERANCE	PART NO.	
DEPARTMENT: 2131	DESIGN FILE: 791001A.DGN	SIZE: 100	REV: 1
SHEET: 2112-0382	SHEET: 3 OF 3		

SAES  
SAES/MMES INTERFACE  
WIREWRAP LAYOUT LIST

CARD 1

Reference Drawing  
Logic Diagram 791000

B-10

PRECEDING PAGE BLANK NOT FILMED



SAES/MMES IF CARD1 PAGE#1

QUANTITY	DESCRIPTION
1	W9500 , DEC WIREWRAP BOARD
2	8T97 , IC
12	4360 , IC (HP OPTO ISOLATOR)
1	74221 , IC
1	7400 , IC
1	74S280 , IC
1	74S240 , IC
1	74LS373 , IC
3	AM26LS12 , IC
2	AM26LS32 , IC
18	.1 $\mu$ F 200V , DISC CAP.
2	.001 200V , DISC CAP
13	10 $\mu$ F 25V , TANT CAP
12	390 $\Omega$ 5% $\frac{1}{4}$ w t
12	130 $\Omega$ 5% $\frac{1}{4}$ w t
19	110 $\Omega$ 5% $\frac{1}{4}$ w t
8	4.7K 5% $\frac{1}{4}$ w t
5	1K 5% $\frac{1}{4}$ w t
1	1.8K 5% $\frac{1}{4}$ w t
1	18.2K 1% $\frac{1}{8}$ w t
2	50pin 3M WW Header
1	4484 (HP LED)

B-11

PART NO.	VALUE / TYPE	WQ500 LOCATION
E1	26S12	LL-5
E2	26S12	LL-15
E3	26S12	LL-25
E4	74S240	LL-35
E5	AM26LS32 PC	LL-47
E6	AM26LS32 PC	LL-57
E7	74LS373	JJ-20
E8	74S280	JJ-32
E30	4360	K-4
E31	4360	K-13
E32	4360	K-22
E33	4360	K-31
E34	4360	K-40
E35	4360	K-49
E36	7400	K-57
E37	4360	H-4
E38	4360	H-13
E39	4360	H-22
E40	4360	H-31
E41	4360	H-40
E42	4360	H-49
E43	8T97	E-32
E44	8T97	E-45
E45	74221	E-56
D1	LED	M-1 -A
F1	1A PICO FUSE	H-59

PART NO.	VALUE / TYPE	WQ500 LOCATION
R1	110Ω 5% 1/4w	JJ-63
R2	110Ω 5% 1/4w	JJ-62
R3	110Ω 5% 1/4w	JJ-61
R4	110Ω 5% 1/4w	JJ-60
R5	110Ω 5% 1/4w	JJ-58
R6	110Ω 5% 1/4w	JJ-57
R7	110Ω 5% 1/4w	JJ-56
R8	110Ω 5% 1/4w	JJ-55
R9	110Ω 5% 1/4w	JJ-53
R10	110Ω 5% 1/4w	JJ-52
R11	110Ω 5% 1/4w	JJ-51
R12	110Ω 5% 1/4w	JJ-50
R13	110Ω 5% 1/4w	JJ-48
R14	110Ω 5% 1/4w	JJ-47
R15	110Ω 5% 1/4w	JJ-46
R16	110Ω 5% 1/4w	JJ-45
R17	110Ω 5% 1/4w	JJ-43
R56	110Ω 5% 1/4w	JJ-41
R57	110Ω 5% 1/4w	JJ-42
R18	390Ω 5% 1/4w	K-1
R19	130Ω 5% 1/4w	K-2
R20	4.7K 5% 1/4w	K-9
R21	390Ω 5% 1/4w	K-10
R22	130Ω 5% 1/4w	K-11
R23	4.7K 5% 1/4w	K-18
R24	390Ω 5% 1/4w	K-19
R25	130Ω 5% 1/4w	K-20
R26	4.7K 5% 1/4w	K-27
R27	390Ω 5% 1/4w	K-28
R28	130Ω 5% 1/4w	K-29
R29	4.7K 5% 1/4w	K-36
R30	390Ω 5% 1/4w	K-37
R31	130Ω 5% 1/4w	K-38
R32	1K 5% 1/4w	K-45

[illegible][illegible]



START:

To:

PAGE # 5

GROUND RUSS

J2 (ODD) , J1 (ODD)

E1-8, LL-14, E2-8, E3-14, E3-11, E3-5, E3-8, LL-34

E4-1, E4-19, E4-10, E5-12, E5-9, LL-56, E6-12, E6-8

E7-1, E7-10, JJ-31, E8-4, E8-7, JJ-44, JJ-49, JJ-54, JJ-59

E30-5, K-8, E31-5, K-21, E32-5, E33-5, K-39, E34-5, E35-5, K-56

E37-5, H-12, E38-5, E39-5, H-30, E40-5, E41-5, H-48, E42-5

E43-1, E43-8, E-43, E44-1, E44-15, E44-8, E45-8, E45-9

START:

To:

PAGE #6

+5 BUSS

E1-16, MM-14, E2-16, E3-16, MM-34, E4-20, E5-16, E5-4

MM-56, E6-16, E6-4

KK-4, KK-7, E7-20, KK-31, E8-14, KK-40, (KK-42 → KK-63)

M-2

E30-8, L-8, L-9, E31-8, L-18, L-21, E32-8, L-27, E33-8

L-36, L-39, E34-8, L-45, E35-8, L-54, L-56, E36-14

E37-8, J-9, J-12, E38-8, J-18, E39-8, J-27, J-30, E40-8

J-36, E41-8, J-45, J-48, E42-8, J-54, J-58, J-60, J-64

E43-16, E43-15, F-43, E44-16, E45-16, E45-3, E45-11

५३

SHEET 4

11/34 /SIGMA IF  
CARD 1

PAGE # 7

START:

To:

R19-L	R18-L, J3-1	✓
R22-L	R21-L, J3-5	✓
R25-L	R24-L, J3-9	✓
R28-L	R27-L, J3-13	✓
R31-L	R30-L, J3-17	✓
R34-L	R33-L, J3-21	✓
R37-J	R36-J, J3-3	✓
R40-J	R39-J, J3-7	✓
R43-J	R42-J, J3-11	✓
R46-J	R45-J, J3-15	✓
R49-J	R48-J, J3-19	✓
R52-J	R51-J, J3-23	✓

J3-2	R14-K, E30-3 ✓
J3-4	R37-H, E37-3 ✓
J3-6	R22-K, E31-3 ✓
J3-8	R40-H, E38-3 ✓
J3-10	R25-K, E32-3 ✓
J3-12	R43-H, E39-3 ✓
J3-14	R28-K, E33-3 ✓
J3-16	R46-H, E40-3 ✓
J3-18	R31-K, E34-3 ✓
J3-20	R49-H, E41-3 ✓
J3-22	R34-K, E35-3 ✓
J3-24	R52-H, E42-3 ✓

ORIGINAL PAGE IS  
OF POOR QUALITY

START:

To:

PAGE # 8

J3-1 J3-3, J3-5, J3-7, J3-9, J3-11, J3-13, J3-15, J3-17, J3-19

J3-21, J3-23, J3-25, IN RTN SHEET 4 ✓

F1-H J3-31, J3-33, J3-35, J3-37, J3-39, J3-41, J3-43, J3-45

J3-47, J3-49 ✓ OUT RTN SHEET 3

E43-9 J3-32 EN CSL H ✓

E43-7 J3-34 REQ TRNS L ✓

E43-5 J3-36 ✓

E43-3 J3-38 ✓

E44-13 J3-40 ✓

E44-11 J3-42 DATA OUT SHEET 3 ✓

E44-9 J3-44 ✓

E44-7 J3-46 ✓

E44-5 J3-48 ✓

E44-3 J3-50 ✓



START:

To:

PAGE # 9

E44-2	E7-2	✓	DATA <01.00>
E44-4	E7-5	✓	
E44-6	E7-6	✓	
E44-10	E7-9	✓	
E44-12	E7-12	✓	
E44-14	E7-15	✓	
E43-2	E7-16	✓	
E43-4	E7-19	✓	

E2-13	E8-8, E7-3	✓	R <07.00>
E2-10	E8-9, E7-4	✓	
E2-6	E8-10, E7-7	✓	
E2-3	E8-11, E7-8	✓	
E1-13	E8-12, E7-13	✓	
E1-10	E8-13, E7-14	✓	
E1-6	E8-1, E7-17	✓	
E1-3	E8-2, E7-18	✓	

R20-K	E30-6, E1-2	✓	
R38-14	E37-6, E1-5	✓	
R23-K	E31-6, E1-11	✓	
R41-H	E38-6, E1-14	✓	D - <01.00>
R26-K	E32-6, E2-2	✓	
R44-H	E39-6, E2-5	✓	
R29-K	E33-6, E2-11	✓	B-19
R47-H	E40-6, E2-14	✓	





# J1 WIRING

START: TO:

PAGE # 12

R56-JJ	C3-JJ, J1-25 (BURAPS) ✓
R57-JJ	R56-KK, ES-2, ES-6, ES-9, ES-14, E6-2, E6-6, E6-10, E6-14 ✓
R1-JJ	E6-15, J1-4 ✓
R2-JJ	E6-9, J1-6 ✓
R3-JJ	E6-7, J1-8 ✓
R4-JJ	E6-1, J1-10 ✓
R5-JJ	ES-15, J1-12 ✓
R6-JJ	ES-10, J1-18 ✓
R7-JJ	ES-7 ✓
R8-JJ	ES-1, J1-26 ✓
E4-12	J1-32
E4-9	J1-34 ✓
E4-3	J1-50 ✓

## CONTINUITY COMPLETION

### CARD EDGE CONNECTOR PINS

D-K2	D-L2 ✓	B67
D-M2	D-N2 ✓	B66
D-P2	D-R2 ✓	B65
D-S2	D-T2 ✓	B64
C-A1	C-B1	NPG

11/54 / SIGMA F

CARD 1

START: To:

PAGE# 13

R36-H E37-2

R39-H E38-2

R42-H E39-2

R45-H E40-2

R48-H E41-2

R51-H E42-2

R18-K E30-2

R21-K E31-2

R24-K E32-2

R27-K E33-2

R30-K E34-2

R33-K E35-2

E36-G E45-2

ORIGINAL PAGE IS  
OF POOR QUALITY

SAES  
SAES/MMES INTERFACE  
WIREWRAP LIST

CARD 2

## PARTS LIST

[illegible]





START:	To:	PAGE # 3
J1-6	E1-11	DA0: R
J1-7	E1-12	DA1: R
J1-9	E1-13	DA2: R
J1-8	E1-14	DA3: R
J1-11	E2-11	DA4: R
J1-12	E2-12	DA5: R
J1-15	E2-13	DA6: R
J1-13	E2-14	DA7: R
J1-37	E14-3, E14-4, E14-5, E9-10, E13-12	DATA
J1-34	E13-13, E12-2	SERVICON
J1-45	E14-2, E14-1, E14-13	RSAU
E14-6	E12-3	N DATA
E12-1	E13-1	DATA+N SERVICON
E13-8	E12-5	N REQ
E12-10	E12-6, E2-1, E2-2, E1-1, E1-2	EN CSL L
E14-12	E14-11, E14-10, E14-9	N RSAU
E3B-6	E13-3	REQ TRANS L
E1-6	E10-13, E8-14	DATA Q7
E1-5	E10-11, E8-12	DATA Q6
E1-4	E10-9, E8-10	DATA Q5
E1-3	E10-7, E8-6	DATA Q4
E2-6	E10-5, E8-4	DATA Q3
E2-5	E10-3, E8-2	DATA Q2
E2-4	E11-13, E9-14	DATA Q1
E2-3	E11-11, E9-12	B-27 DATA Q0
E14-8	E13-11	RS AUU
E2-7	E1-7, E13-9, E9-4	DLC

[illegible]

START:

To:

PAGE # 5

J3-31 J3-33, J3-35, J3-37, J3-39, J3-41, J3-43,  
J3-45, J3-47, J3-49 ✓

J3-31 R1-B, R11-A ✓

J3-33 R2-B, R2-A ✓

J3-35 R3-B, R3-A ✓

J3-37 R4-B, R4-A ✓

J3-39 R5-B, R5-A ✓

J3-41 R6-B, R6-A ✓

J3-43 R7-B, R7-A ✓

J3-45 R8-B, R8-A ✓

J3-47 R9-B, R9-A ✓

J3-49 R10-B, R20-A

J3-32 R1-A, E3A-3 ✓

J3-34 R2-A, E3B-3 ✓

J3-36 R3-A, E4A-3 ✓

J3-38 R4-A, E4B-3 ✓

J3-40 R5-A, E5A-3 ✓

J3-42 R6-A, E5B-3 ✓

J3-44 R7-A, E6A-3 ✓

J3-46 R8-A, E6B-3 ✓

J3-48 R9-A, E7A-3 ✓

J3-50 R10-A, E7B-3 ✓

START:

TO:

PAGE # 6

R11-B E3A-2 ✓

R12-B E3B-2 ✓

R13-B E4A-2 ✓

R14-B E4B-2 ✓

R15-B E5A-2 ✓

R16-B E5B-2 ✓

R17-B E6A-2 ✓

R18-B E6B-2 ✓

R19-B E7A-2 ✓

R20-B E7B-2 ✓

R21-B, R22-B, R23-B, R24-B, R25-B, R26-B, R27-B, R28-B, R29-B, R30-B

R21-A E3A-6 ✓

R22-A E3B-6 ✓

R23-A E4A-6 ✓

R24-A E4B-6 ✓

R25-A E5A-6 ✓

R26-A E5B-6 ✓

R27-A E6A-6 ✓

R28-A E6B-6 ✓

R29-A E7A-6 ✓

R30-A E7B-6 ✓

SIGNAL	IF PLAN	DL7902
DA0:R	6	24-5
DA1:R	7	24-8
DA2:R	9	24-23
DA3:R	8	24-29
DA4:R	11	24-41
DA5:R	12	24-17
DA6:R	15	24-26
DA7:R	13	24-44
DATA	37	22-35
SERV:CON	34	23-38
RSAU	45	28-06
PHTO	21	29-11
CSC/M(DATA)	47	23-37
KA0	25	21-47
KA1	22	21-24
KA2	23	21-43
KA3	28	21-36
KA4	39	21-21
KA5	29	21-02
KA6	31	21-12
KA7	19	21-11
ORD 7	2	21-9

MUOP MODS TO 7902 + IF

## APPENDIX C

## UDIF REPLACEMENT

The UDIF boards used in the SAES Engine Dynamics Simulator for the EDS/ESS and the EDS/MMES interfaces differ in two ways:

1. The vector interrupt address for the ESS interface is 0260 while the MMES interface uses address 0264 as an interrupt vector.
2. The UDIF register addresses for the ESS interface begin at octal address 17764000 while the MMES interface UDIF register addresses begin at octal address 17764040.

The vector interrupt address for the ESS interface is obtained by setting positions 2, 4, and 5 of the dip switch on board 2 to the on state (away from the side marked open).

The vector interrupt address for the MMES interface is obtained by setting positions 2, 4, 5, and 7 to the on state.

The starting address for the UDIF registers is set with jumpers at the lower left-hand corner of board 1. For the ESS interface, jumper number 8 is connected to G. For the MMES interface, jumpers number 8 and 5 are connected to G.